SUMMARY In general, we do not know which fault model can explain the cause of the faulty values at the primary outputs in a circuit under test before starting diagnosis. Moreover, under Built-In Self Test (BIST) environment, it is difficult o know which primary output has a faulty value on the application of a failing test pattern. In this paper, we propose an effective diagnosis method on multiple fault models, based on only pass/fail information on the applied test patterns. The proposed method deduces both the fault model and the fault location based on the number of detections for the single stuck-at fault at each line, by performing single stuck-at fault simulation with both passing and failing test patterns. To improve the ability of fault diagnosis, our method uses the logic values of lines and the condition whether the stuck-at faults at the lines are detected or not by passing and failing test patterns. Experimental results show that our method can accurately identify the fault models (stuck-at fault model, AND/OR bridging fault model, dominance bridging fault model, or open fault model) for 90% faulty circuits and that the faulty sites are located within two candidate faults.
Introduction
Failure analysis has been an important step in manufacturing to maintain quality of VLSI. The failure analysis consists of locating the fault and characterizing the defect. With the scaling of VLSI feature and circuit size, we have to consider various fault models in addition to the single stuck-at fault model to improve the quality of the failure analysis. Thus, diagnosis methods for the multiple stuck-at fault model, the bridging fault model, and the open fault model have been proposed in previous papers [3]-[6] . In general, test engineers do not know what kind of fault model is able to explain the cause of the faulty values at the primary outputs in a circuit under test (CUT) before starting the diagnosis. However, an assumption of the previous diagnosis methods in [4] - [6] is that the fault model is known before starting diagnosis. Therefore, the methods have been done well premised on the assumed fault model.
The failure analysis under Built-In Self Test (BIST) environment is demanded because BIST is as effective way in testing. Under BIST environment, it is difficult to know which primary output has the faulty value on the application of a failing test pattern [1] .
However, the previous methods for locating fault sites presented in [3]-[6] have positively used the locations of the primary outputs having the faulty values to reduce the number of candidate faults. Therefore, the previous methods are not able to apply the diagnosis under BIST environment.
Recently, a per-test fault diagnosis method by using an X-fault model has been proposed in [7] . The X-fault model represents all possible behaviors of a defect in a gate and/or on its fan-out branches. The proposed method in [7] does not use the passing test patterns to diagnose the faulty circuits. In our opinion, the method in [7] is able to diagnose the faulty circuits with short processing times, because the number of failing test patterns used in the diagnosis is relatively small. However, it is not easy for the diagnosis method without using the passing test patterns to distinguish between the actual fault and the easy-to-detect faults that do not exist in CUT, because the easy-to-detect faults are detected by many failing test patterns. At worst, the easyto-detect faults that do not exist in CUT still remain in the set of candidate faults after performing the diagnosis using the failing test patterns. On the other hand, the diagnosis method using the passing test patterns is easy to identify the inconsistency caused by the easy-to-detect faults that do not exist in the CUT, because the easy-to-detect faults can be detected by many passing test patterns for CUT.
We believe that the fault diagnosis that identifies the fault model in the faulty circuit from the existing fault models such as stuck-at fault model, AND/OR bridging fault model, dominance bridging fault model, and open fault model is needed to diagnose the faulty circuits with accurately. To the authors' knowledge, there is no report for the method that identifies both the candidate fault models and the candidate faults by using only pass/fail information.
Previously, we proposed a diagnosis method on multiple fault models [8] . The study in [8] is the preliminary study for developing a diagnosis method presented in this paper.
Under the single fault assumption, we propose the method that identifies both the fault model and the fault location in the faulty circuit based on only pass/fail information on the applied test patterns. The fundamental contributions of this study are 1) to propose a method that deduces a candidate fault model and candidate faults based on the number of detections for the single stuck-at fault at each line, by performing single stuck-at fault simulation with both passing and failing test patterns, 2) to propose the method that uses the logic values of lines and the condition whether the stuck-at faults at the lines are detected or not by passing and failing test patterns to improve the ability for identifying fault models, 3) to examine carefully the order of the diagnosis procedures of each fault model for reducing the CPU times, and 4) to validate experimentally that our method is effective in deducing both the fault model and the fault location.
From experimental results we show that the proposed method can accurately identify the fault models for 90% faulty circuits in ISCAS' 85 and full-scan version of IS-CAS' 89 benchmark circuits and that can locate faulty sites within two candidate faults.
The rest of the paper is organized as follows. In Sect. 2, we define some terminologies to explain the proposed method. Also we describe the fault models which are considered in this study. In Sect. 3, we present a method for identifying both the candidate fault models and the candidate faults by using only pass/fail information on test patterns. In Sect. 4, we show an example of the proposed method. In Sect. 5, we show experimental results on ISCAS benchmark circuits to evaluate our method. Section 6 concludes the paper.
Preliminary
In this section, we define some terminologies to explain the proposed diagnosis method and describe the fault models that are considered in this paper. Definition 1: In this study, a random pattern is used as a test pattern for the CUT. For a test pattern applied to the CUT, if at least one primary output value is different from the expected value of the fault-free circuit, then the test pattern is called a failing test pattern. On the other hand, if all values at primary outputs of CUT applying a test pattern are the same as those of the expected fault-free circuit, then the test pattern is called a passing test pattern. Definition 2: Under a given test pattern set, the number of failing test patterns that detect the single stuck-at 0 (1) fault at line L is called the 0(1) detection times for line L. Definition 3: A fault-free logic value at line L under a given test pattern is called a value at line L. Definition 4: We call the case where at least one primary output value is different from the expected value on the application of a test pattern the faulty response of the faulty circuit. We call the type of the fault model that is able to explain the faulty responses of the faulty circuit the candidate fault model. We call faulty lines that may possibly exist in the CUT the candidate faults.
We assume that either a single stuck-at fault, an AND/OR bridging fault, a dominance bridging fault or an Next we explain those fault models briefly.
The stuck-at 0 (1) fault model assumes that a value at a line has 0 (1), permanently.
The bridging fault model is distinguished between an AND/OR bridging fault and a dominance bridging fault. Figure 1 shows three types of the bridging fault models that are considered in this paper. In the AND/OR bridging fault, the line is driven to the logic value 0/1 when the bridging fault is activated. In this paper, the bridging fault between lines Li and LJ is denoted by<Li,Lj>.
In a dominance bridging fault, the logic value at one of the two lines (the dominated line) is always dominated by the logic value at the other one (the dominating line). Also the dominating line and the dominated line are denoted by Ling and Lted respectively. We use the codes shown in Table  1 to explain the diagnostic rules in phase 2. Also we use the codes shown in Fig. 3 Outline of the proposed method. Firstly, we describe the diagnostic rules for stuck-at faults. Diagnostic rules for stuck-at faults If the following conditions both (stuck-at fault-i) and (stuck-at fault-ii) are satisfied, we determine that the fault model of CUT will be the stuck-at fault.
(stuck-at fault-i): The detection times for the single stuck-at 0 or 1 fault at line L is equal to the total number of failing test patterns for CUT.
(stuck-at fault-ii): The single stuck-at fault at line L is not detected by all passing test patterns for CUT.
Diagnostic Rules for Dominance Bridging Faults
Next we describe the method for identifying dominance bridging faults.
Diagnostic rules for dominance bridging faults
If all conditions from (dominance bridging fault-i) to (dominance bridging fault-iv) are satisfied under the set of failing test patterns, then we determine that the fault model of <Ling, Lted> will be the dominance bridging fault. By using the conditions (dominance bridging fault-i) and (dominance bridging fault-ii), we deduce the candidates of the dominated lines. And we deduce the candidates of the dominating lines based on condition (dominance bridging fault-iii).
In order to check whether the condition (dominance bridging fault-v) is satisfied or not, we use single stuck-at fault simulation with the set of passing test patterns.
(dominance bridging fault-i): The sum of detection times of the single stuck-at 0 fault at L and detection times of the single stuck-at 1 fault at L is equal to the total number of failing test patterns for CUT. The lines that satisfy with the condition (dominance bridging fault-i) are the candidates of Lted (dominance bridging fault-ii): The candidates for Lted belong to the fault list of bridging faults obtained by the fault extraction method [2] .
(dominance bridging fault-iii): Let line i and j be an element of the set of candidates of Ling and Lted, respectively. Under all failing test patterns, the value v (v=0 or 1) at line i is always as same as stuck-at v fault at line j that is detected by the failing test pattern.
(dominance bridging fault- Next we describe that the method for determining whether the above conditions are satisfied or not .
In order to check the condition (open fault-i), we use the codes as shown in Table 1 to identify the candidates of line L and its adjacent lines.
In order to check the condition (open fault-ii), we use the sum of the detection times for the stuck-at 0 fault and the detection times for the stuck-at 1 fault, and the total number of failing test patterns for CUT.
In order to check whether the condition (open faultiii) is satisfied or not, we use single stuck-at fault simulation with the set of passing test patterns.
Diagnostic Rules for AND (OR) Bridging Faults
Next we describe the method for identifying AND (OR) bridging faults.
Diagnostic rules for AND (OR) bridging faults
If the all conditions (AND (OR) bridging fault-i), (AND (OR) bridging fault-ii), and (AND (OR) bridging fault-iii) are satisfied under the set of failing test patterns and if the condition (AND (OR) bridging fault-iv) or (AND (OR) bridging fault-v) is satisfied under the set of passing test patterns, then the fault model of<Li, Lj> will be the AND (OR) bridging fault. To check the conditions from (AND (OR) bridging fault-i) to (AND (OR) bridging fault-v), we always consider the pair of lines.
(AND (OR) bridging fault-i): The sum of detection times for stuck-at 0(1) fault at Li and detection times for stuck-at 0(1) fault at Lj is equal to the total number of failing test patterns for CUT.
(AND (OR) bridging fault-ii): <Li, Lj> is belonged to the bridging fault list obtained by the fault extraction method in [2] .
(AND (OR) bridging fault-iii): Under the failing test pattern, Li and Lj have opposite values and the stuck-at 0(1) fault at one line (Li or Lj) is detected.
(AND (OR) bridging fault-iv): Under all passing test patterns, Li and L1 have the same values.
(AND (OR) bridging fault-v): Under all passing test patterns, both stuck-at 0(1) faults at Li and Lj are not detected.
Next we describe that the method for determining whether the above condition is satisfied or not.
In order to check the condition (AND (OR) bridging fault-i), we use the detection times for the stuck-at 0(1) fault obtained by phase 1 and the number of failing test patterns for CUT.
In order to check the condition (AND(OR) bridging fault-iii), we use the codes as shown in 100% in the hit ratio of candidate fault models means that the proposed method is able to accurately identify the injected fault model for all faulty circuits.
In this experiment, we call the diagnosis result that satisfies the following condition 1 or condition 2 the successful case. results we show that the proposed method is able to reduce the CPU times for diagnosing the faulty circuits with dominance bridging faults and open faults. For example of cs38584 circuits with the dominance bridging fault model, the average CPU times consumed by the method proposed in this paper is about 1/25 of the CPU times consumed by the method proposed in [8] . Also the average CPU times for diagnosing the faulty circuits with the open faults is about 18 of the CPU times consumed by the method proposed in [8] .
Conclusion
We proposed the method that identifies one fault model and faulty sites based on only pass/fail information on the applied test patterns. Experimental results show that the proposed method can accurately identify the fault models for 90% faulty circuits, and can locate the faulty sites within two candidate faults.
When the proposed method is applied to the faulty circuit with the multiple fault sites (multiple defects), the candidate fault model deduced by the proposed method will be the unknown fault model. In the future study, we have to develop the method that is able to diagnose the faulty circuit with the multiple fault sites (multiple defects).
